A 2 nm wafer fabricated at IBM Research’s Albany facility. The wafer contains hundreds of individual chips. Courtesy of IBM
IBM (NYSE: IBM) today unveiled the world’s first 2 nanometer nanosheet technology. This is a breakthrough in semiconductor design and process. Semiconductors play critical roles in everything from computing, to appliances, to communication devices, transportation systems, and critical infrastructure.
Demand for increased chip performance and energy efficiency continues to rise, explains IBM, especially in the era of hybrid cloud, AI, and the Internet of Things. IBM’s new 2 nm chip technology helps advance the state-of-the-art in the semiconductor industry, addressing this growing demand. It is projected to achieve 45 percent higher performance, or 75 percent lower energy use, than today’s most advanced 7 nm node chipsi.
The IBM innovation reflected in this new 2 nm chip is essential to the entire semiconductor and IT industry,” said Darío Gil, SVP and Director of IBM Research. “It is the product of IBM’s approach of taking on hard tech challenges and a demonstration of how breakthroughs can result from sustained investments and a collaborative R&D ecosystem approach.”
Will you offer us a hand? Every gift, regardless of size, fuels our future.
Your critical contribution enables us to maintain our independence from shareholders or wealthy owners, allowing us to keep up reporting without bias. It means we can continue to make Jewish Business News available to everyone.
You can support us for as little as $1 via PayPal at office@jewishbusinessnews.com.
Thank you.
The company says that this latest breakthrough builds on decades of IBM leadership in semiconductor innovation. The company’s semiconductor development efforts are based at its research lab located at the Albany Nanotech Complex in Albany, NY, where IBM scientists work in close collaboration with public and private sector partners to push the boundaries of logic scaling and semiconductor capabilities.
–
50 billion transistors on a fingernail-sized chip
Increasing the number of transistors per chip can make them smaller, faster, more reliable, and more efficient. The 2 nm design demonstrates the advanced scaling of semiconductors using IBM’s nanosheet technology. Its architecture is an industry first. Developed less than four years after IBM announced its milestone 5 nm design, this latest breakthrough will allow the 2 nm chip to fit up to 50 billion transistors on a chip the size of a fingernail.
More transistors on a chip also means processor designers have more options to infuse core-level innovations to improve capabilities for leading edge workloads like AI and cloud computing, as well as new pathways for hardware-enforced security and encryption.
A close-up of a 2 nm wafer fabricated at IBM Research’s Albany facility, with individual chips visible to the naked eye. Courtesy of IBM.
Among what can be done with this new tech includes, quadrupling cell phone battery life, only requiring users to charge their devices every four days; slashing the carbon footprint of data centers, which account for one percent of global energy use, changing all of their servers to 2 nm-based processors could potentially reduce that number significantly.; drastically speeding up a laptop’s functions, ranging from quicker processing in applications, to assisting in language translation more easily, to faster internet access; contributing to faster object detection and reaction time in autonomous vehicles like self-driving cars.
The IBM innovation reflected in this new 2 nm chip is essential to the entire semiconductor and IT industry,” said Darío Gil, SVP and Director of IBM Research. “It is the product of IBM’s approach of taking on hard tech challenges and a demonstration of how breakthroughs can result from sustained investments and a collaborative R&D ecosystem approach.”
